

# MSI COMBINATIONAL LOGIC CIRCUITS

## Combinational Logic Design Procedure


The design of combinational logic circuits starts from the verbal outline of the problem and ends in a logic circuit diagram or a set of Boolean functions from which the logic diagram can be easily obtained.

1. The problem is stated.
2. The number of available input variables and required output variables is determined.
3. The input and output variables are designed letter symbols.
4. The truth table that defines the required relationships between inputs and outputs is derived.
5. The simplified Boolean function for each output is obtained.
6. The logic diagram is drawn.


Example Design a combinational circuit that will multiply two 2-bit numbers.

## DECODERS/DEMULTIPLEXERS

A *decoder* is a combinational circuit that converts binary information from  $n$  inputs to a maximum of  $2^n$  unique output lines. If  $n$  bit decoded information has unused or don't care combination, the decoder output will have less than  $2^n$  outputs.



**1:2 decoder**



E	F	H <sub>1</sub>	H <sub>2</sub>	H <sub>3</sub>	H <sub>4</sub>
!	!	"	!	!	!
!	"	!	"	!	!
"	!	!	!	"	!
"	"	!	!	!	"

2:4 line decoder

Example.


Design a 2-input, 4-output combinational logic circuit to decode the 2-bit output of the following function table:

Function	Code	Inputs		Outputs			
		\	]	E	W	Q	H
Add	00	!	!	"	!	!	!
Sub	01	!	"	!	"	!	!
Mul	10	"	!	!	!	"	!
Div	11	"	"	!	!	!	"


Full adder

$$S = A \oplus B \oplus C$$


$$C = AB + BC + AC$$




A decoder with an *enable* can function as a *demultiplexer*. A *demultiplexer* is a circuit that receives information on a single line and transmits this information on one of  $2^n$  possible lines. The selection of a specific output line is controlled by the bit values of  $n$  selection lines.







### Standard MSI Decoders




Example: Realize Boolean function  $F = A'B' + AB$  with a 2:4 decoder 74139.






3 to 8 decoder

4 to 16 decoder

3:8 decoderCascading decoders

Build a 4:16 decoder using two 74138 decoders.



## ENCODERS

An *encoder* is a digital circuit that performs the inverse operation of a decoder. An *encoder* has  $2^n$  (or fewer) input lines and  $n$  output lines. The output lines generate the binary code corresponding to the input value.


Example.

A calculator has four function keys (add, subtract, multiply, divide). Only one of the function keys can be pressed at a time. When a particular key is pressed, that key is encoded according to the following function tab

Function	Code	Line	Inputs				Outputs	
			E	W	Q	H	\	]
Add	00	1	"	!	!	!	!	!
Sub	01	2	!	"	!	!	!	"
Mul	10	3	!	!	"	!	"	!
Div	11	4	!	!	!	"	"	"

\  $\in$  E<sup>W</sup>


]  $\in$  E<sup>Q</sup>



### MULTIPLEXERS/SELECTORS

Multiplexing means transmitting a large number of information units over a smaller number of channels or lines. A *digital multiplexer* is a combination circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally, there are  $2^8$  input lines and 8 selection lines whose bit combinations determine which input is selected.

#### 2, 1 multiplexers




$=_!$	D
!	$M_!$
"	$M_..$

$$\wedge \text{ce} \equiv_! M_! \in =_! M_..$$


$M_..$	$M_!$	$=_!$	$J_..$
!	!	!	!
!	!	"	!
!	"	!	"
!	"	"	!
"	!	!	!
"	!	"	"
"	"	!	"
"	"	"	"

$I_0 I_1$	00	01	11	10
$s_0$ 0		1	1	
$s_0$ 1			1	1




4, 1 multiplexers



$S_1$	$S_0$	$Z$
1	1	$M_1$
1	0	$M_0$
0	1	$M_2$
0	0	$M_3$

$$Z = M_1 S_1 S_0 + M_0 S_1 \bar{S}_0 + M_2 \bar{S}_1 S_0 + M_3 \bar{S}_1 \bar{S}_0$$

8, 1 multiplexers





$S_2$	$S_1$	$S_0$	$Z$
1	1	1	$M_7$
1	1	0	$M_6$
1	0	1	$M_5$
1	0	0	$M_4$
0	1	1	$M_3$
0	1	0	$M_2$
0	0	1	$M_1$
0	0	0	$M_0$

$$Z = M_7 S_2 S_1 S_0 + M_6 S_2 S_1 \bar{S}_0 + M_5 S_2 \bar{S}_1 S_0 + M_4 S_2 \bar{S}_1 \bar{S}_0 + M_3 \bar{S}_2 S_1 S_0 + M_2 \bar{S}_2 S_1 \bar{S}_0 + M_1 \bar{S}_2 \bar{S}_1 S_0 + M_0 \bar{S}_2 \bar{S}_1 \bar{S}_0$$

Alternative Implementation

The following diagrams show how to construct a 8, 1 multiplexer using either 4, 1 multiplexers or 2, 1 multiplexers.






A multiplexer can implemented a truth table but it can do better than that.


Example

1) Implement a 2-to-1 multiplexer to produce output F from inputs E, F, G, and J.

E	F	G	J
1	1	1	1
1	1	0	0
1	0	1	1
1	0	0	0
0	1	1	1
0	1	0	0
0	0	1	1
0	0	0	0



E	F	G	J
1	1	1	1
1	1	0	0
1	0	1	1
1	0	0	0
0	1	1	1
0	1	0	0
0	0	1	1
0	0	0	0



		AB			
		00	01	11	10
C	0	1	1	1	0
	1	0	0	1	0

# Implement a 2-to-1 multiplexer to produce output F from inputs E, F, G, and J.

\$ Implement a 4-to-1 multiplexer to produce output Z from inputs E, F, G, and J.

Multiplexer devices


There are multiplexers devices in 7400 series,

74150 16-to-1 multiplexer (24 pins)

74151 8-to-1 multiplexer (16 pins)

74153 4-to-1 multiplexers

74157 2-to-1 multiplexers



**Assignment** p.319 4.3, 4.4, 4.5, 4.9, 4.15, 4.16, 4.18, 4.19, 4.20, 4.21, 4.23, 4.25